A Deterministic Globally Asynchronous Locally Synchronousy Microprocessor Architecture

نویسندگان

  • Matthew W. Heath
  • Ian G. Harris
چکیده

This paper describes a novel globally-asynchronous locally-synchronous (GALS) architecture called “synchro-tokens” which exhibits deterministic state and output sequences. This deterministic behavior facilitates industrial validation, debug, and test methodologies which rely on predictable and repeatable system behavior. The synchro-tokens architecture uses token rings for handshaking and self-timed FIFOs for pipelined interconnect. Local counters keep track of how long a token is held and the elapsed time since it was last released to ignore early tokens and to stop the local clock to wait for late tokens. Because no synchronizers are used, there is zero probability of failure due to metastability. Architectural parameters, such as FIFO sizes, counter values, and clock frequencies, offer a great deal of flexibility for tuning the system performance.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Eliminating Nondeterminism to Enable Chip-Level Test of Globally-Asynchronous Locally-Synchronous SoC’s

Globally asynchronous locally synchronous (GALS) clocking applied to a system-on-a-chip (SoC) results in a design in which each core is a synchronous block (SB) of logic whose locally generated clock has an independent frequency and phase. Data is exchanged between cores using an asynchronous communication protocol. The nondeterministic synchronization strategies used by most GALS architectures...

متن کامل

Synchro-Tokens: Eliminating Nondeterminism to Enable Chip-Level Test of Globally-Asynchronous Locally-Synchronous SoC’simpact are detailed

Globally asynchronous locally synchronous (GALS) clocking applied to a system-on-a-chip (SoC) results in a design in which each core is a synchronous block (SB) of logic with a locally generated clock. Inter-core communication is asynchronous and controlled by wrapper logic around the cores. The nondeterministic synchronization used by most GALS architectures makes chip-level silicon debug and ...

متن کامل

LP-GALS-C: A New Low-Power Globally Asynchronous Locally Synchronous Architecture for Symmetric-Key Cryptography

Internet security protocols are commonly used to provide secure connectivity over public insecure networks. Encrypting traffic, authentication and validating packets' integrity are all services provided by network security. These services implement symmetric-key cryptographic algorithms. Architectures that implement network security not only have to meet high computing demands, but they also ha...

متن کامل

A Globally Asynchronous Locally Synchronous Field Programmable Gate Array Architecture

Globally Asynchronous Locally Synchronous techniques have been developed over recent years as they allow some of the advantages of asynchronous circuits to be integrated into synchronous designs. This has been applied to ASICs, but not FPGAs. We propose using these techniques to improve the routing of FPGAs targeted at synchronous designs.

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2003